Timetable for the Odd Semester, Academic Year 2021-22 (Lateral Entry)

Faculty: FET | **Department: Electronics and Communication Engineering** | **Programme: B.Tech.**

Semester/Batch: 3/2020 | **Section: B** | **Classroom: C303**

	Session 1	Session 2	Session 3	Session 4	Session 5	Session 6	Session 7	Session 8	Session 9
	8:15-9:05	9:05:9:55	9:55-10:45	11:15-12:05	12:05-12:55	12:55-1:45	2:30-3:20	3:20-4:10	4:10-5:00
Monday		Electronic Circuits 20ECC203A	Electronic Circuits 20ECC203A	Network Analysis and Synthesis 20ECC204A	Assignment Contact Hour	Digital Logic Design 20ECC205A	Engineering Mathematics-3 20MTB201A	Signals and Systems 20ECC202A	Signals and Systems 20ECC202A
		Mrs. Nikita T	Mrs. Nikita T	Mrs. K S Prafullakumari		Dr. Shreyanka S	Dr Venu K	Mr. Veerabhadra	Mr. Veerabhadra
Tuesday			Engineering Mathematics-3 20MTB201A	Digital Logic Design 20ECC205A	Electronic Circuits 20ECC203A	Network Analysis and Synthesis 20ECC204A	Network Analysis and Synthesis 20ECC204A	Signals and Systems 20ECC202A	Signals and Systems 20ECC202A
			Dr Venu K	Dr. Shreyanka S	Mrs. Nikita T	Mrs. K S Prafullakumari	Mrs. K S Prafullakumari	Mr. Veerabhadra	Mr. Veerabhadra
Wednesda	Additional Mathematics-1 20MTB202A		Digital Logic Design 20ECC205A	Engineering Mathematics-3 20MTB201A	Electronic Circuits 20ECC203A	Electronic Circuits 20ECC203A	Evironmental Studies 20CEM210A	Evironmental Studies 20CEM210A	Signals and Systems 20ECC202A
	Mr. Anuraj N V and TBA		Dr. Shreyanka S	Dr Venu K	Mrs. Nikita T	Mrs. Nikita T	Dr. Selvam /Dr. Shailja	Dr. Selvam /Dr. Shailja	Mr. Veerabhadra
Thursday		Engineering Mathematics -3 - 20MTB201A (MATLAB) B1 [D404] / B2 [D502]		Library Contact Hour	Electronic Circuit Design Laboratory 20ECL206A - B1 (B101) / Digital Logic Design Laboratory 20ECL207A - B2 (B103B)		Electronic Circuit Design Laboratory 20ECL206A - B2 (B101) / Digital Logic Design Laboratory 20ECL207A - B1 (B103B)		
		Dr Venu K / Dr Hemanthkumar B			Mrs. Nikita T/Mrs. Nikita S Valke		Mrs. Nikita T/Mrs. Nikita S Valke		
Friday				Network Analysis and Synthesis 20ECC204A	Network Analysis and Synthesis 20ECC204A				
				Mrs. K S Prafullakumari	Mrs. K S Prafullakumari				
Saturday			Digital Logic Design 20ECC205A	Digital Logic Design 20ECC205A	Additional Mathematics-1 20MTB202A				
			Dr. Shreyanka S	Dr. Shreyanka S	Mr. Anuraj N V and TBA				

Date: 5/Jan/2022

HOD

Dept. of Electronic & Communication Engg.
Faculty of Engineering & Technology
M.S. Ramaiah University of Applied Sciences
#470-P, Peenya Industrial Area, 4th Phase,
Bangalore - 560 058. Ph: 080-49065555

Associate Dean - FET

Associate Dean - Academic Affairs
M.S. Ramaiah University of Applied Sciences
Bengaluru - 560 058

Dean - FET

Dean
Faculty of Engineering & Technology
M.S. Ramaiah University of Applied Sciences
Bangalore - 560 058.